▆24bits data of parallel LVCMOS level inputs are converted to four channels of LVDS data stream. ▆Support clock frequency from 20MHz up to 112MHz. ▆Low power 1.8V CMOS design ▆Power down mode ▆Clock edge selectable ▆Support 6bit/8bit mode selectable ...
BU90T81 PDF File
