Global LCD Panel Exchange Center
DOC No.: 14067654
Issued Date: Dec. 25, 2006
Model No.: N121I3 -L04
12 Start and Delay Time
Start –up time
13 (Turn on delay time)
(RES LOAD=100K ohm)
80 - - %
- 130 200 uS
- - 0.1 Sec
z Input Voltage
The operating input voltage of inverter shall be defined.
The inverter shall ignite the CCFL lamp at minimum input voltage at any environment conditions.
z Quiescent current
At the inverter “OFF” condition, input quiescent should be less than 0.1mA.
z Open lamp voltage
The inverter start-up output voltage will be above “Vopen” for “Ts” minimum at any condition under specify
until lamp to be ignited. The inverter should be shutdown if lamp ignition was failed in “Ts” maximum. The
inverter shall be capable of withstanding the output connections open without component over-stress / fire /
z Burst mode frequency
The burst mode frequency should be in specification in any environment condition and electrical condition.
z Brightness control
SM-BUS values for panel luminance are to be included in the on LCD board EEDID ROM chip table. The
supplier will measure panel luminance in a system and define the SMBUS values for each of the 8 required
luminance levels. The panel luminance, for which SMBUS values will be provided in the EEDID from byte #
113(hex #71), to byte # 120, (hex # 78), is show in the table below. The inverter supplier should provide
these appropriate values to CMO.
SM-Bus Data Value
z Output ripple ratio
60 100 140
Ripple ratio = 2 * (Ipeak - Ivalley) / (Ipeak + Ivalley) * 100%
The Ripple ratio should be less than 5% and ripple frequency should be less than 200 Hz.
z Power up Overshoot & Undershoot
Overshoot & Undershoot at power up should not exceed the following limits.
22 / 36
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com