Home >> ATMEGA128 Search >> ATMEL Corporation ATMEGA128 Datasheet
ATMEGA128 Datasheet
8-bit Atmel Microcontroller
ATMEL Corporation
ATMEL Corporation


No Preview Available !

ATMEGA128 pdf
ATmega128
The EEPROM can not be programmed during a CPU write to the Flash memory. The software
must check that the Flash programming is completed before initiating a new EEPROM write.
Step 2 is only relevant if the software contains a boot loader allowing the CPU to program the
Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See “Boot Loader
Support – Read-While-Write Self-Programming” on page 273 for details about boot
programming.
Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the
EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is
interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the
interrupted EEPROM access to fail. It is recommended to have the global interrupt flag cleared
during the four last steps to avoid these problems.
When the write access time has elapsed, the EEWE bit is cleared by hardware. The user soft-
ware can poll this bit and wait for a zero before writing the next byte. When EEWE has been set,
the CPU is halted for two cycles before the next instruction is executed.
• Bit 0 – EERE: EEPROM Read Enable
The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct
address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the
EEPROM read. The EEPROM read access takes one instruction, and the requested data is
available immediately. When the EEPROM is read, the CPU is halted for four cycles before the
next instruction is executed.
The user should poll the EEWE bit before starting the read operation. If a write operation is in
progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.
The calibrated Oscillator is used to time the EEPROM accesses. Table 2 lists the typical pro-
gramming time for EEPROM access from the CPU.
Table 2. EEPROM Programming Time
Symbol
Number of Calibrated RC
Oscillator Cycles(1)
Typ Programming Time
EEPROM Write (from CPU)
8448
Note: 1. Uses 1MHz clock, independent of CKSEL-fuse settings.
8.5ms
2467X–AVR–06/11
22

ATMEGA128 Datasheet PDF


Related Start with ATMEGA12*

[ ATMEGA128 ATMEL Corporation ]     [ ATMEGA1280 ATMEL Corporation ]     [ ATMEGA1280V ATMEL ]     [ ATMEGA1281 ATMEL Corporation ]     [ ATMEGA1281V ATMEL ]     [ ATMEGA1284 ATMEL Corporation ]     [ ATMEGA1284 ATMEL ]     [ ATMEGA1284P ATMEL Corporation ]     [ ATMEGA1284P ATMEL ]     [ ATMEGA1284RFR2 ATMEL ]     [ ATMEGA128A ATMEL Corporation ]     [ ATMEGA128L ATMEL Corporation ]     [ ATMEGA128RFA1 Atmel Corporation ]     [ ATMEGA128RFR2 ATMEL ]     [ ATMEGA103 ATMEL Corporation ]     [ ATMEGA103L ATMEL Corporation ]     [ ATMEGA128 ATMEL Corporation ]     [ ATMEGA1280 ATMEL Corporation ]     [ ATMEGA1280V ATMEL ]     [ ATMEGA1281 ATMEL Corporation ]     [ ATMEGA1281V ATMEL ]     [ ATMEGA1284 ATMEL Corporation ]     [ ATMEGA1284 ATMEL ]     [ ATMEGA1284P ATMEL Corporation ]    


Searches related to ATMEGA128 part

Find Chips CBC RS online RUTRONIK 24
Component Distributors NexGen Digital Richardson RFPD ICC
Beyond Components NAC PEI-Genesis Powell Electronics
TME Ameya 360 Power & Signal Datasheets360
Freelance Electronics Sager Electronics Terminals & Connectors TTI

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z
@ 2014 :: DatasheetsPDF.com :: Semiconductors Datasheet Search & Download Site