Home >> AD5170 Search >> Analog Devices AD5170 Datasheet

AD5170 Datasheet

I2C Digital Potentiometer

No Preview Available !

AD5170 pdf
AD5170
After all the data bits are read or written, a stop condition is
established by the master. A stop condition is defined as a low-
to-high transition on the SDA line while SCL is high. In write
mode, the master pulls the SDA line high during the 10th clock
pulse to establish a stop condition (see Figure 45).
In read mode, the master issues a no acknowledge for the 9th
clock pulse (that is, the SDA line remains high). The master brings
the SDA line low before the 10th clock pulse and then brings the
SDA line high to establish a stop condition (see Figure 46).
A repeated write function gives the user flexibility to update the
RDAC output a number of times after addressing and instructing
the part only once. For example, after the RDAC has acknowledged
its slave address and instruction bytes in write mode, the RDAC
output updates on each successive byte. If different instructions
are needed, the write/read mode has to start again with a new
slave address, instruction, and data byte. Similarly, a repeated
read function of the RDAC is also allowed.
Multiple Devices on One Bus
Figure 47 shows four AD5170s on the same serial bus. Each has
a different slave address because the states of their AD0 and
AD1 pins are different, which allows each device on the bus to
be written to or read from independently. The master device
output bus line drivers are open-drain pull-downs in a fully
I2C-compatible interface.
MASTER
RP RP
5V
5V
5V
SDA
SCL
5V
SDA SCL
AD1
SDA SCL
AD1
SDA SCL
AD1
SDA SCL
AD1
AD0 AD0 AD0 AD0
AD5170
AD5170
AD5170
AD5170
Figure 47. Multiple AD5170s on One I2C Bus
LEVEL SHIFTING FOR DIFFERENT VOLTAGE
OPERATION
If the SCL and SDA signals come from a low voltage logic con-
troller and are below the minimum VIH level (0.7 V × VDD), level
shift the signals for read/write communications between the
AD5170 and the controller. Figure 48 shows one of the implemen-
tations. For example, when SDA1 is at 2.5 V, M1 turns off and
SDA2 becomes 5 V. When the SDA1 is at 0 V, M1 turns on and
the SDA2 approaches 0 V. As a result, proper level shifting is
established. M1 and M2 should be low threshold, N-channel
power MOSFETs, such as the FDV301N.
VDD1 = 2.5V
Rp
Rp
VDD2 = 5V
Rp Rp
SDA1
SCL1
G
S
DG
M1 S
D
M2
SDA2
SCL2
2.5V
CONTROLLER
2.7V TO 5.5V
AD5170
Figure 48. Level Shifting for Different Voltage Operation
Rev. G | Page 22 of 24
Analog Devices
Analog Devices


PDF Click to Download PDF File

PDF View for Mobile




Related Start with AD517*

[ AD5170 Analog Devices ]     [ AD5171 Analog Devices ]     [ AD5172 Analog Devices ]     [ AD5173 Analog Devices ]     [ AD5174 Analog Devices ]     [ AD5175 Analog Devices ]     [ AD510 Analog Devices ]     [ AD5100 Analog Devices ]     [ AD5110 Analog Devices ]     [ AD5111 Analog Devices ]     [ AD5112 Analog Devices ]     [ AD5113 Analog Devices ]     [ AD5114 Analog Devices ]     [ AD5115 Analog Devices ]     [ AD5116 Analog Devices ]     [ AD5121 Analog Devices ]    


Searches related to AD5170 part

Find Chips CBC RS online RUTRONIK 24
Component Distributors NexGen Digital Richardson RFPD ICC
Beyond Components NAC PEI-Genesis Powell Electronics
TME Ameya 360 Power & Signal Datasheets360
Freelance Electronics Sager Electronics Terminals & Connectors TTI

0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z
@ 2014 :: DatasheetsPDF.com :: Semiconductors Datasheet Search & Download Site